

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**APPLICATION****FOR****UNITED STATES PATENT****FOR****SCALABLE ARRAY ENCODING SYSTEM AND METHOD****INVENTORS**

Mark Magee
59 N Milton Ave
Campbell CA 95008
nationality: USA

Wayne Michelsen
125 Eldora Drive
Mountain View, CA 94041
nationality: USA

Jean Dumouchel
179 La Montagne Court
Los Gatos, California 95032
nationality: Canada

Randall S. May
119 Puesta Del Sol
Los Gatos, CA 95032
nationality: USA

Peter Michael Emanuel
411 O'Laughlin Road
Santa Cruz CA 95065
nationality: USA

Robert S. Robinett
485 Cotton St.
Menlo Park, CA 94025
nationality: USA

SPECIFICATION

5

Field of the Invention

[0001] This invention relates generally to video encoding techniques, and more particularly relates to video encoding techniques compatible with the H.264 standard and extensions thereof.

10

BACKGROUND OF THE INVENTION

[0002] The development of networking, including the Internet, has
5 led to a nearly insatiable desire for instant access to large amounts of data on
the part of computer users. Among the most demanding forms of data is
video data, both in terms of raw size and complexity. As a result, numerous
forms of video encoding have been developed to attempt to compress video
data into a form which gives an acceptable display while at the same time
10 reducing the datastream to a size which is operable on the intended networks.

[0003] This desire for video compression led to the widely accepted
MPEG-2 standard, which is the standard underlying DVD's, ATSC digital
terrestrial broadcast, and many other forms of digital video. In greatly
simplified terms, MPEG-2 compression analyzes a sequence of video frames
15 (referred to as a "GOP" or "Group of Pictures") and identifies similarities
among those frames, which avoids the need to send the repetitive data for
each frame. A "GOP sequence" then provides a guide for decoding the
compressed MPEG-2 data so that it can be displayed. However, MPEG-2
does not offer adequate efficiency for high volumes of video data, especially
20 high resolution video such as HDTV.

[0004] These shortcomings have led to a newly developed
international standard, known as ITU-T Rec. H.264 and ISO/IEC MPEG-4 part
10. This standard represents a significant improvement over MPEG-2. The
H.264 standard offers greatly improved compression efficiency, typically on
the order of two to three times the efficiency of MPEG-2. But this efficiency
25 comes at the price of processing complexity. The complexity of a typical
H.264 encoder is 10 to 20 times the processing capacity of an MPEG-2
encoder.

[0005] H.264 offers the most compelling advantage for high
30 definition television (HDTV) applications. The bandwidth requirements of
HDTV are six times that of standard definition television (SDTV), meaning that
H.264 offers greater impact to bandwidth requirements for HDTV channels.

However, an HDTV encoder requires approximately six times the processing capacity of an SDTV encoder.

5 **[0006]** Combining the processing requirements of H.264 and those of HDTV, the processing capacity of an H.264 HDTV encoder is required to be on the order of 60 to 120 times that of an MPEG-2 SDTV encoder. Due to the complexity of H.264 it is exceedingly difficult to process video at real-time rates, especially at high resolutions.

10 **[0007]** Although array encoders have been used for MPEG-2 applications, this technology has not been extended to the emerging, more complex H.264 standard. Likewise, a stat mux with feedforward has been used in MPEG-2 video encoding systems, but this approach has not been extended to the more complex H.264 standard.

BRIEF DESCRIPTION OF THE FIGURES

5 **[0008]** Figure 1 illustrates a system level view of a scalable array encoding system arranged in a statmux configuration in accordance with the present invention, which provides rate-distortion optimization over multiple channels of digital television in accordance with the H.264 standard.

10 **[0009]** Figure 2 illustrates a system level view of an Array Encoder in accordance with the present invention, and in particular shows multiple video encoders operating on multiple video partitions.

[00010] Figure 3 shows an open GOP ["Group of Pictures"] sequence from a closed GOP encoder in accordance with the invention.

[00011] Figure 4 shows in flow diagram form an exemplary process flow of array initialization in accordance with the invention.

15 **[00012]** Figure 5 shows in flow diagram form an exemplary video analyzer process in accordance with the present invention.

[00013] Figure 6 shows in flow diagram form an exemplary video splitter process in accordance with the present invention.

20 **[00014]** Figure 7 shows in flow diagram form an exemplary video encoder process in accordance with the present invention.

[00015] Figure 8 shows in flow diagram form an exemplary audio encoder process in accordance with the present invention.

[00016] Figure 9 shows in flow diagram form an exemplary stream combiner process in accordance with the present invention.

25 **[00017]** Figure 10 shows in flow diagram form an exemplary array controller process in accordance with the present invention.

SUMMARY OF THE INVENTION
AND
DETAILED DESCRIPTION OF THE INVENTION

5

[00018] The present invention provides a Scalable Array Encoder which complies with the H.264 and achieves higher performance, in terms of compute time, throughput, video resolution and perceived video quality, than can be achieved with a conventional H.264 encoder.

10

[00019] Referring to Figures 1 through 10, a stat mux system 100 (Figure 1), which may in broad terms be thought of as a scalable encoding system, includes a stat mux controller 110 and a plurality of array encoders 120A-n. Figure 1 illustrates an exemplary arrangement of multiple encoding systems arranged in a statmux configuration. Each of a plurality of channels of audio/video information 130A-n provide audio/video input to an associated array encoder 120A-n. Each array encoder 120 comprises a multiplicity of video encoders 230 (Figure 2), each of which encodes a section of the video provided by the associated audio/video source 200. Each video encoder 230 performs a video compression operation over a subset of the incoming video and produces an output data stream consistent with the H.264 video communication standard.

15

20

[00020] An array controller 225 initializes the video encoders 230 and controls the real-time operation of the encoders.

25

[00021] The operation of an exemplary embodiment of a scalable array encoding system in accordance with the invention includes several levels of data flow: flow of video, flow of audio, flow of management information, and flow of control information. Each of these processes is explained in greater detail below.

30

Flow of Video

[00022] Referring first to Figures 1 and 2, the flow of video through
5 the array encoder 120 is as follows. The audio/video source 200 provides
input to the video analyzer 210. In order to optimize the selection of frame
types, and thereby improve compression efficiency, the video analyzer 210
extracts information from the incoming video and passes the video to the
video splitter 215. The information extracted typically relates to the complexity
10 of the frame and to scene changes which indicate that predictive encoding will
not be effective. Complexity information includes both spatial complexity,
which involves measures of detail and edges, and temporal complexity, which
measures motion relative to previous frames.

[00023] In order to spread out the processing load, and thereby
15 increase the rate of video processing the video splitter 215 divides the video
according to the selected division mode, spatial or temporal, and passes the
divisions of video to the multiplicity of video encoders 230. The outputs of the
multiplicity of video encoders 230 are passed to the stream combiner 235.
The stream combiner 235 concatenates these streams according to the
20 selected division mode, spatial or temporal, and appends elements of the
H.264 protocol not provided by the multiplicity of video encoders 230. The
audio/video destinations, for example audio/video decoder 240, network or
telecom system 245, or storage system 250 receive the output of the stream
combiner 235. As shown by, for example, the network switch or MPEG mux
25 140 in Figure 1, there may be intermediate devices and connections between
the output of the stream combiner 235 and the destinations.

Flow of Audio

30 [00024] The flow of audio through the array encoder 120 is as
follows. The audio/video source provides input to the audio encoder 255.
The audio encoder produces a compressed audio bit stream which is passed
to the stream combiner 235. The audio/video destinations, for example

audio/video decoder 240, network or telecom system 245, or storage system 250 receive the output of the stream combiner 235. As with the video flow, intermediate devices or network connections may exist.

5 **[00025] Flow of Management Information**

[00026] Referring again particularly to Figures 1 and 2, the flow of control and management information is as follows. Through a management console 180, the user specifies the configuration of the stat mux system 100 and each of a multiplicity of array encoders 120A-n. Within a statmux system
10 100, the statmux controller 110 receives the user input from the management console 180. Within each array encoder 120, the array controller 225 receives the user input from the management console 180.

[00027] Flow of Control Information

[00028] In order to optimize rate-distortion performance over a
15 multiplicity of video channels, the stat mux controller 110 and a multiplicity of array controllers 225 exchange information regarding video complexity and bit rate allocation.

[00029] The video analyzer 210 extracts information from the incoming video signal, and passes that information to the array controller 225.
20 The array controller 225 uses this information in its interchange with the stat mux controller 110 and to control the operation of the encoders 230 and to control the operation of the stream combiner 235.

[00030] The operation of exemplary versions of certain functional blocks which can form part of the invention can be better understood from the
25 following:

[00031] Stat Mux Controller 110

[00032] As shown In Figure 1, stat mux controller 110 optimizes rate-distortion performance for a multiplicity of array encoders 120, accepts complexity estimates from a multiplicity of array encoders 120. From a total
30 available pool of bit budget, which is based on the throughput of the

telecommunications system 160, the stat mux controller 110 determines optimal allocation and outputs a multiplicity of bit budgets to a multiplicity of array encoders 120. Stat mux controller 110 accepts feedback from the telecommunications system 160 via network switch 140 to adjust the total available pool based on dynamic conditions of network congestion.

[00033] Video Analyzer 210

[00034] In Figure 2, the video analyzer 210 processes the incoming video from video source 200, examples of video source 200 include but are not limited to disk subsystem, tape subsystem, telecom receiver. The function of the video analyzer 210 is to extract information from the video stream which can be used by the array controller 225 to make the better decisions in how to use H.264's flexible encoding protocol to achieve optimal efficiency. The video analyzer 210 detects scene changes, and signals these changes to the array controller 225, which adjust frame type cadence in accordance. The video analyzer 210 estimates the bit rate which will be required by the video encoders 230 to produce a bitstream of constant video quality and feeds forward the video complexity estimates to array controller 225.

[00035] Video Splitter 215

[00036] The fundamental method of performance gain achieved by the array encoder is distributing the video encoding task over a multiplicity of processing nodes. The splitter facilitates this by dividing the incoming video across the multiplicity of video encoders 230. In Figure 2, the video splitter 215 divides the incoming video, and sends sections to video encoders 230. The division may be either spatial or temporal. In spatial division mode the video splitter 215 divides each picture into a multiplicity of spatially contiguous patches. In temporal division mode the video splitter 215 divides video sequence into a multiplicity of temporally contiguous groups of pictures.

[00037] Array Controller 225

[00038] The array controller 225 controls and coordinates the actions of the multiplicity of video encoders to produce compliant streams and to

provide optimal performance. The array controller 225 performs two way communication with stat mux controller 110. The array controller 225 sends video complexity estimates to stat mux controller 1100, and receives a bit budget from stat mux controller 220.

[00039] The array controller 224 controls rate control (i.e. bit budgets) of individual encoders 230 to maintain the aggregate within the overall bit budget. The overall bit budget for an array may be derived from allocations received from Stat Mux controller 220, may be static, may be adjusted in response to congestion in a telecom network 245, or may be left free for an application which uses fixed video quality

[00040] The array controller 225 uses the Message Passing Interface (MPI) protocol to communicate with the other elements of the array encoder 120. Each element of the array encoder is implemented in a general purpose computer, supporting an operating system such as Linux or Windows, and connected to a common TCP/IP network.

[00041] In one arrangement, an identical binary image is loaded into each element of the array processor 120. The function performed by each element is determined by the assigned process class. An exemplary implementation may include five process classes. A_cntrl is the master control process. Video_encode is the CPU intensive process which produces H.264 streams which represent video sections. Audio_encode is the process which produces compressed streams representing the audio input. Video_anlz is the process which analyzes the incoming video to allow dynamic response to changes in the properties of the video. Video_split is the process which divides the incoming video into sections. S_combine is the process which concatenates the outputs of the video_encode processes into the final H.264 stream.

[00042] The process number assigned to each element of the array processor determines its process class. The array controller 225 is assigned process 0, which designates master process class. The audio encoder 255 is assigned process 1, which designates audio_encode process class. The

video analyzer 210 is assigned process 2, which designates video_anlz process class. The video splitter 215 is assigned process 3, which designates video_split process class. The stream combiner 235 is assigned process 4,
5 which designates s_combine process class. The video encoders 230 are assigned process 5-N, which designate video_encoder process class.

[00043] In Figure 2, the array controller 225 controls frame types (aka GOP structure) across a multiplicity of encoders 230A-n, based on inputs from video analyzer 210. The array controller 225 manages the decoder
10 reference buffer, by providing frame count and reference ID information to the encoders 230A-n. This assures consistent use of reference memory indexing across the multiplicity of encoders 230A-n.

[00044] In temporal division mode, the array controller 225 is able to coordinate a multiplicity of encoders 230 which are configured as closed GOP
15 encoders in a manner that creates an open GOP stream. A closed GOP encoder creates a sequence which ends in an anchor frame, i.e. IDR frame or P frame, in display order, as shown in Figure 3. Frame sequences 300, 310, and 320 each indicate closed GOP sequences which end in an IDR frame. IDR frames are indicated by an "I" in Figure 3. Each frame in Figure 3 is
20 followed by a unique identifier to clarify the concatenation operation shown in sequence 330.

[00045] The last input video frame in each sequence sent to each encoder 230A-n by the video splitter 215 is duplicated as the first input video frame in the subsequent sequence of frames sent to the next encoder 230 in
25 the array encoder 120. The array controller 225 enforces identical encoding of the ending IDR of each sequence and the beginning IDR of the following sequence. Upon concatenation, the initial IDR of each sequence other than the initial sequence, is discarded.

[00046] Frame_num is an element of the H.264 syntax which
30 appears in the slice header. IDR frames are required by H.264 semantics to carry a frame_num of 0. H.264 semantics specify that each subsequent

frame in decode order carries a frame_num value that is incremented by 1 relative to the previous frame.

5 **[00047]** Each of the duplicate IDR frames that is to be discarded in the concatenation operation in the stream combiner 235 carries an invalid frame-num. The frame_num of these IDR frames is adjusted to compensate for the number of non-reference frames which follow, in decode order, the last IDR frame, in display order, of the previous group of frames. In the case indicated in Figure 3, there are two B frames between anchor frames. Thus
10 the duplicate IDR frames are given a value of frame_num equal to 2. This ensures that the concatenated stream will have the proper sequence of frame_num values.

[00048] In spatial division mode, the array controller makes all frame and picture type decisions, and communicates those decisions to the
15 multiplicity of encoders 230 to assure that each encoder is encoding to the same frame type. In either spatial or temporal division mode the array controller 225 provides optimal allocation of frames types (IDR, P, B) based on complexity estimates received from Video Analyzer 210.

[00049] The array controller 225 controls bit budgets for each of the
20 multiplicity of encoders 230. In spatial mode the array controller subdivides frame bit budget into slice bit budgets for each encoder 230 based on video complexity estimates (generated by the video analyzer 210) for its assigned sections of video relative to overall video complexity of the picture. In temporal division mode the array controller allocates GOP bit budgets based
25 on an overall model of decoder channel buffer and reference memory usage.

[00050] The array controller 225 controls the Sequence Parameter Set and Picture Parameter Set functions of the Stream Combiner 235 by providing data sets to Stream Combiner based on operational configuration of the array encoder 120 as set by the management console 180.

30 **[00051]** Video Encoders 230

[00052] Each encoder 230 processes a section of video. Sections of video received from the video splitter 215 may be spatial divisions or temporal divisions. In temporal division mode each encoder 230 produces a bitstream which represents a series of pictures. Each encoder receives identical control information regarding picture type, for example IDR, B or P, and bit budget for each picture from the array controller 225.

[00053] In spatial division mode there are two modes of operation. In 'single slice per encoder' mode, each encoder 230 produces a bitstream which represents a slice of video. In 'single slice per picture' mode each encoder 230 produces a subset of a slice, and relies on the stream combiner 235 to append a slice header and concatenate these subsets into a valid slice.

[00054] Temporal Division mode – each encoder 230 produces a bitstream which represents a series of pictures.

[00055] In spatial partition mode each of the multiplicity of encoders 230 shares reconstructed reference memory with each of the multiplicity of encoders 230 to allow full range of motion estimation. For single slice per picture mode within the spatial partition mode, encoders 230 share reconstructed reference data near the section boundaries to allow H.264 deblocking filter to span encoders, and they share motion vectors in partitions adjacent to the section boundary to allow motion H.264 vector prediction to span encoders.

[00056] Stream Combiner 235

[00057] The function of the stream combiner 225 is to facilitate the parallel processing by the video encoders 230 by combining their outputs into a unified representation of the original video input. In figure 2, the stream combiner 235 takes input from the encoders 230. The array 225 controller defines a common set of configuration for the encoders 230 which correspond to a specific set of values in the H.264 Sequence Parameter Sets (SPS) and Picture Parameter Sets (PPS) fields. The stream combiner 235 inserts SPS and PPS into the H.264 stream based on encoder 230 configuration

information conveyed by array controller 225. The stream combiner 235 splices streams together to form a compliant stream.

5 **[00058]** In temporal division mode the stream combiner 235 concatenates streams from a multiplicity of encoders 230, each of which streams represents a groups of pictures.

10 **[00059]** Within spatial division mode, there are two modes of operation: one slice per encoder 230, and one slice per video frame. In one slice per encoder mode, the stream combiner 235 concatenates slice streams from encoders 230 to form a stream for a picture. In once one slice per frame mode, the stream combiner 235 generates a slice header, concatenates and encoder 230 outputs to form a stream for a picture.

[00060] The foregoing functional block descriptions may be better understood in connection with the process flow diagrams of Figures 4 through

15 **[00061]** Referring first to Figure 4, the array initialization process is represented in simplified form. At step 400, the management console 180 initializes the array, after which the relevant binary image is loaded into a processor node at step 405. A check is then made at step 410 to ensure that an image has been loaded into each node. If not, the process loops back to step 405 until all nodes have been loaded with the appropriate binary image.

20 **[00062]** Once each node has been loaded, the array controller node is designated at step 415, a video analyzer node is designated at step 420, a video splitter node is designated at step 425, an audio encoder node is designated at step 430 and a stream combiner node is designated at step 25 435. Further, a video encoder node is designated at step 440. A check is then made at step 445 to ensure that all requisite nodes have been designated. If not, the process loops back to step 435. Once all nodes have been designated, the array has been initialized and the process terminates as shown at step 450.

30 **[00063]** Referring next to Figure 5, the process running in the video analyzer 210 may be better understood. The process starts at step 500, after

which a frame of video information is received at step 505 from the audio/video source 200. The frame is analyzed to detect scene changes, as shown at step 510, and video complexity is measured at step 515. The scene change and complexity information is then submitted to the array controller 225 at step 520. The process then loops back to step 505 and begins processing the next frame.

[00064] The processing performed by the video splitter 215 is shown in Figure 6. The process starts at step 600, after which video data is received at step 605 from the associated video analyzer 210. A check is then made at step 610 to determine whether the encoder is operating in temporal division mode or spatial division mode. If yes, the process branches and at step 615 a splitter decision list is received from the array controller 225. The video data is then divided into temporal sections in accordance with the splitter decision list at step 620, after which an audio encoder node is designated at step 625. A check is then made at step 630 to determine whether to open GOP mode. If not, the process again branches and the video sections are submitted to the video encoders 230A-n as shown at step 635. However, if the GOP mode is to be opened at step 630, a copy of the final frame of each temporal section is appended to the beginning of the subsequent division, as shown at step 640, after which the video data including the GOP mode data is submitted to the video encoders as shown at step 635.

[00065] In addition, if the encoder is operating in spatial division mode, as determined at step 615, the process branches to step 650, where each frame is divided according to the number of video encoder nodes, after which the divided frames are submitted to the video encoders at step 635. The process then loops to begin processing the next sequence of video data.

[00066] The video encoder process may be better understood in connection with Figure 7. The process starts at step 700, after which sections of video are received from the splitter 215 as shown at step 705. At step 710 a check is again made to determine whether the system is operating in temporal division mode or spatial division mode. If operating in temporal division mode, the process advances to step 715 where a frame type decision

list is received from the video splitter. If operating in spatial division mode, the process advances to step 720 where a frame type decision list is received from the array controller. The branches rejoin at step 725, where the encoder
5 compresses the current video section in accordance with the applicable frame type decision list. The compressed video information for that section is then submitted to the stream combiner 235 as shown at step 730, after which the process loops back to step 705 to process the next sections received from the splitter 215.

10 **[00067]** The audio encoder process, shown in Figure 8, begins at step 800, and a frame of audio data is received from the audio/video source as shown at step 805. The frame of audio data is compressed as shown at step 810, after which the compressed audio information is submitted to the stream combiner 235 at step 815, and the process then loops back to step
15 805. It will be appreciated that each audio frame is associated with a video frame, although the compression of audio is considerably less complex than the associated compression of the video frame.

[00068] The stream combiner process is shown in Figure 9, and begins at step 900. At step 905, the compressed video sections are received
20 from the plurality of video encoders 230A-n. A check is then made at step 910 to determine whether the system is operating in temporal or spatial division mode. If temporal mode, the process branches to step 915, and a check is made to determine whether to open GOP mode for the section then being processed. If so, at step 920 the IDR frame is removed from the
25 beginning of each section other than the initial section, after which the process advances to step 925. If the GOP mode did not need to be opened, the process bypasses step 920 and simply advances to step 925, where the sections are concatenated.

[00069] If the system was operating in spatial division mode, as
30 determined at step 910, the video sections are concatenated at step 950, after which a slice header is appended at step 955, and a Picture Parameter Set (PPS) is appended at step 960. The two branches then rejoin at step 975, where a Sequence Parameter Set (SPS) is appended and the output data

stream is provided. The process then loops back to step 905 and begins processing the next compressed video sections.

5 **[00070]** The operation of the array controller 225 can be better understood from the process flow diagram of Figure 10. The process begins at step 1000, and at step 1005 the array manager receives scene change indicators from the video analyzer 210. Likewise, at step 1010, the array manager receives video complexity values from the video analyzer. A frame type decision list is then built at step 1015, with IDR frames being inserted at
10 scene changes. A check is then made at step 1020 to determine whether the system is operating in spatial division mode or temporal division mode. If spatial division mode, at step 1025 the frame type decision list is submitted to the video encoders 230A-n, and the process loops to step 1005.

15 **[00071]** However, if the system is operating in temporal division mode, the process advances to step 1050, where a video splitter division list is developed. The splitter decision list is then submitted to the video splitter at step 1055, and a frame type decision list is also submitted to the video splitter as shown at step 1060. The process then loops back to step 1005 to begin processing the next input from the video analyzer.

20 **[00072]** Having fully described an exemplary arrangement of the present invention, it will be appreciated by those skilled in the art that many alternatives and equivalents exist which do not depart from the invention, and are intended to be encompassed herein.